<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=us-ascii">
</head>
<body>
<div class="" style="word-wrap:break-word; line-break:after-white-space"><br class="">
<span class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">This is an announcement of Chen Zou's Dissertation Defense.</span>
<div class="x_ContentPasted0" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
===============================================</div>
<div class="x_ContentPasted0" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
Candidate: Chen Zou</div>
<div class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
<br class="x_ContentPasted0">
</div>
<div class="x_ContentPasted0" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
Date: Wednesday, December 07, 2022</div>
<div class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
<br class="x_ContentPasted0">
</div>
<div class="x_ContentPasted0" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
Time:  2 pm CST</div>
<div class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
<br class="x_ContentPasted0">
</div>
<div class="x_ContentPasted0" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
Remote Location:  <a href="https://urldefense.com/v3/__https://uchicago.zoom.us/j/98980724822?pwd=UldLRTlWa2JTYUdDcXNDUDIvb3g3QT09__;!!BpyFHLRN4TMTrA!6Sw3OjllDv6iu3pBUC1OM4vp_HxaU3mG96afDgrURtFQz6pzki6oLbDglGz7qY-UtVx392OmnHmbEN_ryJ41XzdAarMn$" class="">https://uchicago.zoom.us/j/98980724822?pwd=UldLRTlWa2JTYUdDcXNDUDIvb3g3QT09</a></div>
<div class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
<br class="">
</div>
<div class="x_ContentPasted0" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
Title: High-Performance Architectures for Data Center Computational Storage</div>
<div class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
<br class="x_ContentPasted0">
</div>
<div class="x_ContentPasted0" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
Abstract: The dramatic growth in the importance of large-scale data analytics has driven the transformation of data center storage from hard disk drives to solid-state drives (SSD). Central to increased capability is the rapid growth in SSD/flash bandwidth
 and associated compute requirements, resurrecting the question of how to distribute compute across CPUs and storage resources.</div>
<br class="">
<font face="Arial" size="3" class="">In this dissertation, we address three fundamental questions on architecting general-purpose computational storage. First, what are key opportunities for computational storage acceleration? Second, what SSD architecture
 provides the most efficient support for computational storage? Third, what computational storage processor architecture enables high performance that can match the continued rapid improvement in flash bandwidth?<br class="">
<br class="">
Based on a broad survey of computational storage proposals and research, we show that function properties of `data size change', `offload direction' and `vectorizable' determine the system efficiency and performance benefits of computational SSD offloads and
 thus determine the priority of offloading. Common properties including streaming access and variable-width values exposed by first-priority functions call for architectural support.<br class="">
<br class="">
Existing computational SSD architectures suffer from poor cost scaling. This is exacerbated by the continued improvement in flash array bandwidth, creating a SSD DRAM bottleneck. We propose the ASSASIN SSD architecture, which provides a unified set of compute
 engines between SSD DRAM and the flash array to eliminate the bottleneck by enabling direct computing on flash data streams with streambuffers. ASSASIN thus delivers 1.5x - 2.4x speedup for various computational SSD offloads along with 2.0x power efficiency
 and 3.2x area efficiency.<br class="">
<br class="">
Existing processor architectures suffer from low datapath efficiency when computing on variable-width values for requiring padding each value to 32/64 bits. Variable-width values are central to coding and storage efficiency, and thus critical for computational
 storage. We propose VarVE, a vector instruction set architecture extension that provides native variable-width value vector support to compute directly without padding. VarVE delivers 1.3x - 5.4x speedup over ARM's current best, scalable vector extension (SVE),
 on popular file system and database computational SSD kernels by achieving higher datapath efficiency. VarVE builds on the vector-length agnostic (VLA) approach, which is gaining widespread adoption. As a result, VarVE has broad potential impacts as a general
 SIMD extension for all processors, increasing datapath efficiency and mitigating the SIMD instruction count explosion.</font>
<div class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
<br class="x_ContentPasted0">
</div>
<div class="x_ContentPasted0" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
Advisors: Andrew Chien</div>
<div class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">
<br class="x_ContentPasted0">
</div>
<span class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px">Committee Members: Andrew Chien, Yanjing Li, and Hank Hoffmann</span>
<div class=""><span class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px"><br class="">
</span></div>
<div class=""><span class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px"></span></div>
</div>
<div class="" style="word-wrap:break-word; line-break:after-white-space">
<div class=""><span class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px"></span></div>
<div class=""><span class="" style="font-family:Calibri,Arial,Helvetica,sans-serif; font-size:16px"><br class="">
</span></div>
</div>
</body>
</html>